



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|--|-----------------|----------------------|---------------------|------------------|
| 10/045,564 | 01/09/2002 | Stacey G. Lloyd | BEA92000019US1 | 1831 |
| 49474 | 7590 12/21/2005 | | EXAMINER | |
| LAW OFFICES OF MICHAEL DRYJA 704 228TH AVE NE | | | RIZZUTO, KEVIN P | |
| #694 | V L IND | | ART UNIT | PAPER NUMBER |
| SAMMAMISI | H, WA 98074 | | 2183 | |

DATE MAILED: 12/21/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

| | Application No. | Applicant(s) | | | |
|--|---|---|--|--|--|
| | 10/045,564 | LLOYD, STACEY G. | | | |
| Office Action Summary | Examiner | Art Unit | | | |
| | Kevin P. Rizzuto | 2183 | | | |
| The MAILING DATE of this communication apprend for Reply | ears on the cover sheet with the co | orrespondence address | | | |
| A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). | ATE OF THIS COMMUNICATION 6(a). In no event, however, may a reply be timil apply and will expire SIX (6) MONTHS from to cause the application to become ABANDONED | l. ely filed he mailing date of this communication. D (35 U.S.C. § 133). | | | |
| Status | | | | | |
| 1) Responsive to communication(s) filed on 19 Se | eptember 2005. | | | | |
| · _ · | | | | | |
| 3) Since this application is in condition for allowan | Since this application is in condition for allowance except for formal matters, prosecution as to the merits is | | | | |
| closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. | | | | | |
| Disposition of Claims | | | | | |
| 4)⊠ Claim(s) <u>1-5 and 7-19</u> is/are pending in the application. | | | | | |
| 4a) Of the above claim(s) is/are withdrawn from consideration. | | | | | |
| 5) Claim(s) is/arė allowed. | | | | | |
| 6)⊠ Claim(s) <u>1-5 and 7-19</u> is/are rejected. | | | | | |
| 7) Claim(s) is/are objected to. | | | | | |
| 8) Claim(s) are subject to restriction and/or | election requirement. | | | | |
| Application Papers | | | | | |
| 9) The specification is objected to by the Examiner. | | | | | |
| 10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner. | | | | | |
| Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). | | | | | |
| Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). | | | | | |
| 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152. | | | | | |
| Priority under 35 U.S.C. § 119 🖗 | | | | | |
| 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some ★ c) None of: | | | | | |
| 1. Certified copies of the priority documents have been received. | | | | | |
| Certified copies of the priority documents | 2. Certified copies of the priority documents have been received in Application No | | | | |
| 3. Copies of the certified copies of the prior | • | d in this National Stage | | | |
| application from the International Bureau | · · · · · · · · · · · · · · · · · · · | | | | |
| * See the attached detailed Office action for a list of the certified copies not received. | | | | | |
| | | | | | |
| A | | | | | |
| Attachment(s) | | | | | |
| 1) Notice of References Cited (PTO-892) | 4) Interview Summary (| | | | |
| 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | Paper No(s)/Mail Da 5) Notice of Informal Pa | te atent Application (PTO-152) | | | |
| Paper No(s)/Mail Date <u>7/11/05</u> . | 6) Other: | · · · · · · · · · · · · · · · · · · · | | | |

DETAILED ACTION

1. Claims 1-5 and 7-19 have been examined.

2. Acknowledgement of papers filed: RCE on 9/19/2005. The papers filed have been placed on record.

Withdrawn Objections and Rejections

- 3. Applicant, via amendment, has overcome the objection to claim 11 set forth in the previous Office Action. Consequently, this objection has been withdrawn by the Examiner.
- 4. Applicant, via amendment, has overcome the 35 U.S.C. 102 and 103 rejections to the claims set forth in the previous Office Action. Consequently, these rejections have been withdrawn by the Examiner.

Claim Objections

- Claims 16 and 17 are objected to because of the following informalities: Claim
 16 contains a typo/grammar error ("a predetermined <u>value the</u> current operation"), page
 6, line 3, of the amendment. Appropriate correction is required.
- 6. Claim 9 is objected to under 37 CFR 1.75(c), as being of improper dependent form for failing to further limit the subject matter of a previous claim. Applicant is required to cancel the claim(s), or amend the claim(s) to place the claim(s) in proper dependent form, or rewrite the claim(s) in independent form.

Art Unit: 2183

7. As per claim 9, the limitations read, "wherein the step of loading said field necessary to identify a transaction includes first loading transaction identifications." This limitation is redundant and not further limiting. Since claim 8 states, "loading all of said fields necessary to identify a transaction," the limitation in claim 9 that is intended further clarifies/further limit that step merely restates that transaction identifications are loaded. The limitation of claim 9 is broader than the limitation of claim 8, since the limitation in claim 8 specifies that the step of loading includes loading a field, whereas claim 9 does not require a field. It is unclear whether the first loading transaction identifications is the "loading said fields necessary to identify a transaction" or if it is intended to be a different step. It appears claim 9 simply restates the limitation from claim 8, only reverses the order of transaction and identification(s), i.e., "loading...to identify a transaction" is reversed to "loading transaction identifications."

Page 3

Claim Rejections - 35 USC § 112

- 8. The following is a quotation of the second paragraph of 35 U.S.C. 112:

 The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 9. Claims 8-10 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
- 10. As per claim 8, it is claimed wherein, "inputting the selected fields [of the first register] into a multiplexer...inputting into the multiplexer a predetermined responsive value into the multiplexer...the multiplexer also receiving input from a comparator, such

Art Unit: 2183

that the multiplexer outputs the alternative responsive value..." There are four claimed input to the multiplexer, the selected fields of the first register, the comparator output, the predetermined responsive value and the alternative responsive value. This contradicts the figures and the specification, wherein there are only three inputs, the comparator output, the predetermined responsive value and the alternative responsive value (See fig. 1B, inputs 73, 78 and 79). It is unclear what "selected fields" are inserted into the MUX 60, and therefore claim 8 is indefinite.

Page 4

11. As per claim 8, Applicant claims, "outputting said new transaction results to a register." However, a new transaction result has not been previously claimed, and further clarification as to what the "new transaction" is referring to. Examiner cannot locate in the figures where a register is receiving a "new transaction result," which further adds to the indefiniteness and lack of clarity of the claim.

Claim Rejections - 35 USC § 103

- 12. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 13. Claim 1-5, 8-9, 11-12 and 14-18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Johnson et al, U.S. Patent 5,796,972, herein referred to as Johnson, in view of Handy, Jim, The Cache Memory Book, 2nd ed., herein referred to as Handy.

Art Unit: 2183

14. As per claim 1, Johnson teaches a method for handling operations within a hardware device, comprising:

- a. Providing within the device information regarding an operation, the operation having a predetermined responsive output as encoded within a transaction lookup table (Fig. 8, Ucode ROM 294) and an alternative responsive output stored in a register (Fig. 8, Patch RAM 296), the provided information including information identifying the operation: [(The predecode block 290 provides identifying information for each operation. Col. 11, line 62 to col. 12, line 18. The ROM 294 is given an address and outputs the predetermined operation to a multiplexer 298. The Ram 296 contains alternative operations, and supplies them to the multiplexer 298.]
- b. Selecting at least some of the identifying information of the operation to output to the transaction lookup table, and output of the transaction lookup table are input into a multiplexer: [Figs. 8 & 10, the identifying information is provided to the Ucode ROM 294 via line 358 and the output of the Ucode ROM 294 is output to the multiplexer 298.]
- c. Selecting the alternative responsive output for the operation instead of the predetermined responsive output based upon the identifying information and directing the multiplexer to output the alternative responsive output, such that the multiplexer effectively converts at least some of the information regarding the operation based upon the selected identifying information: [Based on the identifying information, the ID RAM produces a CS RAM SEL bit on line 362

Art Unit: 2183

which indicates which output to choose, the ROM or RAM (lookup table or alternative register). See figs. 8 and 10, col. 11, line 62 to col. 12, line 33 and co. 13, line 3-17.]

- d. And executing the operation based upon the converted information: [The instructions are forwarded on the output of the multiplexer to execution units. (Figures 4 and 8)]
- 15. Johnson teaches the ID RAM as a index-able memory, wherein the pre-decode unit 290 provides an indexing address, and the ID RAM further converts this into another address for the ROM or RAM and also provides an associated CS RAM SEL bit. Therefore, Johnson fails to teach a comparator, wherein the output of the comparator provides an input to the multiplexer.
- 16. However, Handy teaches that CAM memories are well known in the art and are a different method of lookup table memories. Instead of providing an address as an input, a data input is provided, which is then compared against a stored value. When a match is present, the corresponding stored data is output. Implementing the ID RAM as a CAM memory instead of an indexed memory would cause the identifying information to be provided to a comparator and some of the decoded identifying information would still be provided to the UCODE ROM 294. The output of the comparator (The CAM memory as a whole performs comparisons, and therefore is a comparator) would consist of a CS RAM SEL bit, which results from a match and is input to the multiplexer to select from which memory, the predetermined (ROM 294) or the alternative (RAM 296), the output is to be selected from. (Handy, pages 14-18)

Art Unit: 2183

17. It would have been obvious to one of ordinary skill in the art to replace the indexable memory of Johnson with the CAM memory of Handy since CAM memories are widely known in the art as alternatives to index-able memories and allows any entry to point to any location and have parallel access to each comparator so there is no hindrance on performance. Furthermore, a CAM memory would logically perform the same operation the index-able memory is performing. An identifying data portion is input to the memory, and the associated data is retrieved, in both the index-able memory and the CAM memory.

- As per claim 2, Johnson, in view of Handy, teaches the method of claim 1, 18. wherein the provided information is within a register of the device: [The predecode block 290 provides information for each operation. Col. 11, line 62 to col. 12, line 18. It comes from an entry in the memory unit (instruction memory 252), which is a register within the device.]
- Furthermore, although Johnson, in view of Handy, does not specifically teach 19. pipeline latches, Examiner takes Official Notice that pipeline latches (registers) between stages in a processor are very well known and allow proper timing between combinational logic stages, such as the fetching, predecoding, decoding, execution, etc. Specifically teaching pipeline registers would cause there to be a register between the different stages of the pipeline, including between the memory and decode stages, and thus, the provided information would be within a register of the device.
- It would have been obvious to one of ordinary skill in the art at the time the 20. invention was made to include pipeline latches (registers) between stages since

Art Unit: 2183

Examiner takes Official Notice that pipeline latches allow proper timing between stages in a pipelined processor and are well known in the art.

- 21. As per claim 3, Johnson, in view of Handy, teaches the method of claim 1, wherein the identifying information is within a register of the device: [The predecode block 290 provides identifying information for each operation. Col. 11, line 62 to col. 12, line 18. It comes from an entry in the memory unit (instruction memory 252), which is a register within the device.]
- 22. Furthermore, although Johnson, in view of Handy, does not specifically teach pipeline latches, Examiner takes Official Notice that pipeline latches (registers) between stages in a processor are very well known and allow proper timing between combinational logic stages, such as the fetching, predecoding, decoding, execution, etc. Specifically teaching pipeline registers would cause there to be a register between the different stages of the pipeline, including between memory and decode stages, and thus, the provided information would be within a register of the device.
- 23. It would have been obvious to one of ordinary skill in the art at the time the invention was made to include pipeline latches (registers) between stages since Examiner takes Official Notice that pipeline latches allow proper timing between stages in a pipelined processor and are well known in the art.
- 24. As per claim 4, Johnson, in view of Handy, teaches the method of claim 1, wherein the converted information is within a register of the device: [The converted information is stored in an entry in the RAM 296. An entry in the RAM 296 is a register in the device. Figs. 8 & 10, col. 11, line 62 to col. 12, line 33.]

Art Unit: 2183

25. As per claim 5, Johnson, in view of Handy, teaches the method of claim 1, wherein the step of providing information regarding the operation comprises providing the predetermined responsive output and the alternative responsive output: [The RAM 296 outputs the alternative responsive output and the ROM 294 outputs the predetermined responsive output. Figs. 8 & 10, col. 11, line 62 to col. 12, line 33.]

- 26. As per claim 8, Johnson teaches a method for redirecting transactions [instructions] within a hardware device, wherein transactions occurring within said device contain fields of information regarding the transaction [inherently, the instructions contain fields of information], the method comprising the steps of:
 - e. Loading all of said fields necessary to identify a transaction into a first register: [The entries within Instruction Memory 252 contain instructions (inherently loaded), and since they can be decoded and executed, the instructions inherently include all of the fields necessary to identify the instructions. Fig. 7, col. 1, line 62 to col. 12, line 18.]
 - f. Selecting which fields of said first register are to be acted upon and inputting the selected fields into a multiplexer: [Johnson teaches using the opcode as an index into the ID RAM. Therefore there is a selection of the index field of an instruction from the first register (an entry in memory).]
 - g. Converting the transaction information to be redirected through a preprogrammed value for each said field by inputting into the multiplexer a predetermined responsive value into the multiplexer, the predetermined responsive value stored in a transaction lookup table and an alternative

Art Unit: 2183

responsive output stored in a register, the multiplexer also receiving input such that the multiplexer outputs the alternative responsive value for the transaction based upon the ID RAM's selecting output, CS RAM SEL. Fig. 8, 10, col. 11, line 62 to col. 12, line 33.]

- 27. Johnson teaches the ID RAM as a index-able memory, wherein the pre-decode unit 290 provides an indexing address, and the ID RAM further converts this into another address for the ROM or RAM and also provides an associated CS RAM SEL bit. Therefore, Johnson fails to teach the multiplexer also receiving input from a comparator, such that the multiplexer outputs the alternative responsive value for the transaction based upon the comparator comparing the selected fields to the transaction resulting in a match. Johnson further fails to teach the output from the multiplexer (Examiner's interpretation of "said new transaction results") is sent to a register.
- 28. However, Handy teaches that CAM memories are well known in the art and are a different method of lookup table memories. Instead of providing an address as an input, a data input is provided, which is then compared against a stored value. When a match is present, the corresponding stored data is output. Implementing the ID RAM as a CAM memory instead of an indexed memory would cause the identifying information to be provided to a comparator and some of the decoded identifying information would still be provided to the UCODE ROM 294. The output of the comparator (The CAM memory as a whole performs comparisons, and therefore is a comparator) would consist of a CS RAM SEL bit, which results from a match and is input to the multiplexer to select from

which memory, the predetermined (ROM 294) or the alternative (RAM 296), the output is to be selected from. (Handy, pages 14-18)

- It would have been obvious to one of ordinary skill in the art to replace the index-29. able memory of Johnson with the CAM memory of Handy since CAM memories are widely known in the art as alternatives to index-able memories and allows any entry to point to any location and have parallel access to each comparator so there is no hindrance on performance. Furthermore, a CAM memory would logically perform the same operation the index-able memory is performing. An identifying data portion is input to the memory, and the associated data is retrieved, in both the index-able memory and the CAM memory.
- Furthermore, although Johnson, in view of Handy, does not specifically teach 30. pipeline latches, Examiner takes Official Notice that pipeline latches (registers) between stages in a processor are very well known and allow proper timing between combinational logic stages, such as the fetching, predecoding, decoding, execution, etc. Specifically teaching pipeline registers would cause there to be a register between the different stages of the pipeline, including between the decode stages and the execution, and thus, the outputted results from the multiplexer 298 would be sent to a register.
- 31. It would have been obvious to one of ordinary skill in the art at the time the invention was made to include pipeline latches (registers) between stages since Examiner takes Official Notice that pipeline latches allow proper timing between stages in a pipelined processor and are well known in the art.

Art Unit: 2183

32. As per claim 9, Johnson, in view of Handy, teaches the method of claim 8, wherein the step of loading said field necessary to identify a transaction includes first loading transaction identifications. [The entries within Instruction Memory 252 contain instructions (inherently loaded), and since they can be decoded and executed, the instructions inherently include all of the fields necessary to identify the instructions. Fig. 7, col. 1, line 62 to col. 12, line 18. See also the Rejection to claim 8 and the 35 U.S.C. 112 Rejection to claim 9 above.]

- 33. As per claim 11, given the similarities between claim 1 and claim 11, the arguments as stated for the rejection of claim 1 also apply to claim 11.
- 34. As per claim 12, Johnson, in view of Handy, teaches the method of claim 11, wherein the step of creating a list of identified operations includes first loading transaction identification: [The list of identified operations is stored in the ID RAM (Fig. 8, 10 of Johnson), which, in view of Handy, is a CAM memory (see Handy, pages 14-18). The CAM memory ID RAM is inherently loaded with the list, or the CAM memory ID RAM would not contain any data.]
- 35. As per claim 14, given the similarities between claim 1 and claim 14, the arguments as stated for the rejection of claim 1 also apply to claim 14.
- 36. As per claim 15, Johnson, in view of Handy, teaches the system of claim 14, wherein one or more of said storage means may be selectively enable or disabled: [From one point of view, the MUX effectively causes an enabling or disabling of the Ucode ROM 294 and Patch RAM 296. From another point of view, the address that indexes into the RAM 296 and ROM 294 causes an enabling of an entry of the RAM

Art Unit: 2183

296 and ROM 294 and a disabling of the rest of the entries in the RAM 296 and ROM 294. Fig. 8, col. 11, line 62 to col. 12, line 33.]

- 37. As per claim 16, Johnson teaches in a data processing system utilizing a hardware control device in which a given operation results in a predetermined response for that operation, a system for providing a programmable redefinition of allowed instructions and associated responses within said hardware device including:
 - h. First register means which contains fields to identify preselected operations which may occur within the system: [The Instruction Memory contains instruction in entries (registers) and contains identifying information which is decoded to indicate operations. Fig. 8]
 - i. Second register means which operates upon selected fields in the first register means to further define a criteria for which redirecting a response is desired: [ID RAM 352 contains multiple registers. They operate on the first register means' selected field that is input (figs. 8 & 10) by interpreting it and outputting further defined criteria for redirecting a response. Col. 11, line 62 to col. 12, line 33.]
 - j. Transaction lookup table means to output a standard value for the current operation: [Ucode Rom 294 contains the standard values. Figs. 8 & 10, col. 11, line 62 to col. 12, line 33.]
 - k. And multiplexer means receiving input indicating the desired selection (via line 302), transaction lookup table means (via line 293) and outputting a substitute value for a predetermined value the current operation [when the CS

RAM SEL bit selects the Patch RAM 296, the substitute value replaces the predetermined value], the substitute value stored in a register (Patch RAM 296) and the predetermined value stored in a transaction lookup table (Ucode ROM 294): [Figs. 8 & 10, col. 11, line 62 to col. 12, line 33.]

- 38. Johnson teaches the ID RAM as a index-able memory, wherein the pre-decode unit 290 provides an indexing address, and the ID RAM further converts this into another address for the ROM or RAM and also provides an associated CS RAM SEL bit. Therefore, Johnson fails to teach the multiplexer also receiving input from a comparator means that is used for selecting an input of the MUX for output.
- 39. However, Handy teaches that CAM memories are well known in the art and are a different method of lookup table memories. Instead of providing an address as an input, a data input is provided, which is then compared against a stored value. When a match is present, the corresponding stored data is output. Implementing the ID RAM as a CAM memory instead of an indexed memory would cause the identifying information to be provided to a comparator and some of the decoded identifying information would still be provided to the UCODE ROM 294. The output of the comparator (The CAM memory as a whole performs comparisons, and therefore is a comparator) would consist of a CS RAM SEL bit, which results from a match and is input to the multiplexer to select from which memory, the predetermined (ROM 294) or the alternative (RAM 296), the output is to be selected from. (Handy, pages 14-18)
- 40. It would have been obvious to one of ordinary skill in the art to replace the indexable memory of Johnson with the CAM memory of Handy since CAM memories are

Application/Control Number: 10/045,564 Page 15

Art Unit: 2183

widely known in the art as alternatives to index-able memories and allows any entry to point to any location and have parallel access to each comparator so there is no hindrance on performance. Furthermore, a CAM memory would logically perform the same operation the index-able memory is performing. An identifying data portion is input to the memory, and the associated data is retrieved, in both the index-able memory and the CAM memory.

- 41. As per claim 17, given the similarities between claim 15 and claim 17, the arguments as stated for the rejection of claim 15 also apply to claim 17.
- 42. As per claim 18, given the similarities between claim 1 and claim 18, the arguments as stated for the rejection of claim 1 also apply to claim 18.
- 43. Claims 7, 10 and 13 rejected under 35 U.S.C. 103(a) as being unpatentable over Johnson et al, U.S. Patent 5,796,972, herein referred to as Johnson, in view of Handy, Jim, The Cache Memory Book, 2nd ed., herein referred to as Handy, and further in view of "The PowerPC Architecture: A specification for a new family of RISC processors", hereinafter PowerPC.
- 44. As per claim 7, Johnson, in view of Handy, teaches the method of claim 5, however does not specifically state what makes up the operation identifications.

 Johnson, in view of Handy, teaches using a CAM memory in place of the ID RAM of Johnson (fig. 10, item 352), however, it is not specified what information identifies an operation since the instruction set is not defined
- 45. However, the PowerPC Architecture has taught operation identifications in instructions comprising fields for operation identification (OPCD field, PowerPC, page

21), length (L field, PowerPC, page 21), attribute field (RA field, PowerPC, page 22), and target (BF field, PowerPC, page 19) of each operation. One of ordinary skill in the art would have recognized that using the PowerPC Architecture as the architecture in the method/apparatus of Johnson, in view of Handy, would be beneficial given the expansive software base that is compatible with the PowerPC architecture. Using an architecture with such a wide acceptance in the field allows for the method/apparatus to run a wide variety of programs. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to have utilized the PowerPC architecture in the method/apparatus of Johnson, in view of Handy, in order to provide an established instruction set with an expansive collection of compatible software programs.

- As per claim 10, given the similarities between claim 7 and claim 10, the 46. arguments as stated for the rejection of claim 7 also apply to claim 10.
- As per claim 13, given the similarities between claim 7 and claim 13, the 47. arguments as stated for the rejection of claim 7 also apply to claim 13.
- 48. Claim 19 is rejected under 35 U.S.C. 103(a) as being unpatentable over Johnson et al, U.S. Patent 5,796,972, herein referred to as Johnson, in view of Handy, Jim, The Cache Memory Book, 2nd ed., herein referred to as Handy, and further in view of IBM Technical Disclosure Bulletin, Vol. 37, No. 03, hereinafter IBM.
- 49. As per claim 19, Johnson, in view of Handy, does not specifically teach wherein the comparator is responsive to a mask of the identifying information. Johnson is silent on the specific identifying information, and only teaches that a decoded instruction

Art Unit: 2183

address is provided (col. 11, line 62 to col. 12, line 9). Furthermore, Johnson, in view of Handy, teaches comparing identifying information of an instruction in a CAM style memory ID RAM, but again, there is no specific teaching as to what the identifying information is exactly made up of.

- 50. IBM teaches only sending the opcode as identifying information, and therefore masking the remaining portions of the instruction, when deciding whether or not an instruction needs to be substituted. (See figure in upper-right hand corner).
- 51. It would have been obvious to one of ordinary skill in the art to mask the identifying information of the instruction to select only the opcode to be send to the CAM memory, ID RAM, since an opcode's purpose is to identify instructions and since IBM explicitly teaches masking instruction information to produce only an opcode for identifying purposes.

Response to Arguments

1. Applicants arguments filed on 9/19/2005 have been fully considered but are found moot in view of the new rejections above.

Conclusion

52. The following is text cited from 37 CFR 1.111(c): In amending in reply to a rejection of claims in an application or patent under reexamination, the applicant or patent owner must clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the

Application/Control Number: 10/045,564 Page 18

Art Unit: 2183

objections made. The applicant or patent owner must also show how the amendments avoid such references or objections.

53. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kevin P Rizzuto whose telephone number is (571) 272-4174. The examiner can normally be reached on M-F, 8-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

KPR

EDDIE CHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100